English
Language : 

SH7261 Datasheet, PDF (987/1348 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
Section 21 CD-ROM Decoder (ROM-DEC)
Bit Bit Name
Initial
Value R/W Description
4
MD_AUTOS1 0
R/W Criteria for Mode Determination when MD_AUTO = 1
0: Mode determination is done when the sync code is
detected
1: Mode determination is always done
This bit is only valid when MD_AUTO = 1. If the mode
cannot be determined, the mode of the previous sector
is used. When this bit is cleared to 0, mode
determination is only done when the sync code is
detected for the sector.
3
MD_AUTOS2 0
R/W Criteria for Mode 2 Form Determination when
MD_AUTO = 1
0: The sector is assumed to be non-XA if the two form
code bytes in the subheader do not match
1: No determination of XA or non-XA for the sector.
The first form byte is regarded as valid. However,
the two form bytes are compared, and the result is
reflected in a status bit.
This bit is only valid when MD_AUTO = 1.
2 to 0 MD_SEC[2:0] 010
R/W Sector Type
000: Setting prohibited
001: Mode 0
010: Mode 1
011: Long (Mode 0, Mode 1, or Mode 2 with no
EDC/ECC data)
100: Setting prohibited
101: Mode 2 Form 1
110: Mode 2 Form 2
111: Mode 2 with automatic form detection
If the form cannot be determined when set to B'111, it is
processed as Mode 2 not XA.
Note: The setting of this register is reapplied on each sector-to-sector transition.
Rev. 2.00 Sep. 07, 2007 Page 955 of 1312
REJ09B0320-0200