SH7261 Datasheet, PDF(1034/1348 Page) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SH7261 Datasheet, PDF (1034/1348 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series

◁

Section 21 CD-ROM Decoder (ROM-DEC)

21.4.5 Buffering Format

Figure 21.15 shows the format of the output data stream produced by CD-ROM decoding.

A 2-byte-wide window register is provided for the output. When this window register is accessed

after decoding of a CD-ROM sector has finished, the bytes of data are output in order from the

sync code.

Sync code

Header

Subheader

12 bytes

4 bytes

8 bytes

Data

2048 bytes

EDC

ECC

4 bytes

276 bytes

Erasure

H'00

Block error

Reserved

H'0000

H'0000

Status (see below)

H'0000

Reserved

Storage flag

294 bytes

2 bytes

108 bytes

2 bytes

2 bytes

2 bytes

2 bytes

2 bytes

2 bytes

Figure 21.15 Output Data Stream Format

Rev. 2.00 Sep. 07, 2007 Page 1002 of 1312

REJ09B0320-0200

▷