SH7261 Datasheet, PDF (228/1348 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series

Section 8 Cache
Access address
31
11 10
4 3 210
Entry selection
Address array
(ways 0 to 3)
Longword (LW) selection
Data array
(ways 0 to 3)
Entry 0 _{V U Tag address}
Entry 1
.
.
.
.
.
.
.
.
.
Entry 127
Entry 0
Entry 1
.
.
.
.
.
.
.
.
.
LW0
Entry 127
LW1
LW2
LW3
CMP0 CMP1 CMP2 CMP3
[Legend]
Hit signal (way 1)
CMP0 to CMP3: Comparison circuits 0 to 3
Figure 8.2 Cache Search Scheme
Rev. 2.00 Sep. 07, 2007 Page 196 of 1312
REJ09B0320-0200