English
Language : 

SH7261 Datasheet, PDF (24/1348 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
20.1.3 Transfer Data (Data Field Contents)..................................................................... 888
20.1.4 Bit Format............................................................................................................. 891
20.1.5 Configuration........................................................................................................ 892
20.2 Input/Output Pins............................................................................................................... 894
20.3 Register Descriptions......................................................................................................... 894
20.3.1 IEBus Control Register (IECTR).......................................................................... 896
20.3.2 IEBus Command Register (IECMR) .................................................................... 897
20.3.3 IEBus Master Control Register (IEMCR)............................................................. 899
20.3.4 IEBus Master Unit Address Register 1 (IEAR1) .................................................. 901
20.3.5 IEBus Master Unit Address Register 2 (IEAR2) .................................................. 902
20.3.6 IEBus Slave Address Setting Register 1 (IESA1)................................................. 903
20.3.7 IEBus Slave Address Setting Register 2 (IESA2)................................................. 903
20.3.8 IEBus Transmit Message Length Register (IETBFL) .......................................... 904
20.3.9 IEBus Reception Master Address Register 1 (IEMA1) ........................................ 905
20.3.10 IEBus Reception Master Address Register 2 (IEMA2) ........................................ 906
20.3.11 IEBus Receive Control Field Register (IERCTL) ................................................ 907
20.3.12 IEBus Receive Message Length Register (IERBFL)............................................ 908
20.3.13 IEBus Lock Address Register 1 (IELA1) ............................................................. 908
20.3.14 IEBus Lock Address Register 2 (IELA2) ............................................................. 909
20.3.15 IEBus General Flag Register (IEFLG) ................................................................. 910
20.3.16 IEBus Transmit Status Register (IETSR) ............................................................. 913
20.3.17 IEBus Transmit Interrupt Enable Register (IEIET) .............................................. 917
20.3.18 IEBus Receive Status Register (IERSR)............................................................... 919
20.3.19 IEBus Receive Interrupt Enable Register (IEIER)................................................ 923
20.3.20 IEBus Clock Selection Register (IECKSR) .......................................................... 924
20.3.21 IEBus Transmit Data Buffer 001 to 128 (IETB001 to IETB128)......................... 926
20.3.22 IEBus Receive Data Buffer 001 to 128 (IERB001 to IERB128) .......................... 927
20.4 Data Format ....................................................................................................................... 928
20.4.1 Transmission Format ............................................................................................ 928
20.4.2 Reception Format.................................................................................................. 929
20.5 Software Control Flows ..................................................................................................... 930
20.5.1 Initial Setting ........................................................................................................ 930
20.5.2 Master Transmission............................................................................................. 931
20.5.3 Slave Reception .................................................................................................... 932
20.5.4 Master Reception .................................................................................................. 933
20.5.5 Slave Transmission............................................................................................... 934
20.6 Operation Timing............................................................................................................... 935
20.6.1 Master Transmit Operation................................................................................... 935
20.6.2 Slave Receive Operation....................................................................................... 936
20.6.3 Master Receive Operation .................................................................................... 937
Rev. 2.00 Sep. 07, 2007 Page xxiv of xxxii