|
SH7261 Datasheet, PDF (1061/1348 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series | |||
|
◁ |
(1)
PÏ
Section 22 A/D Converter (ADC)
Address
(2)
Write
signal
Input sampling
timing
ADIF
tD
tSPL
tCONV
[Legend]
(1): ADCSR write cycle
(2): ADCSR address
tD: A/D conversion start delay time
tSPL: Input sampling time
tCONV: A/D conversion time
Figure 22.5 A/D Conversion Timing
Table 22.4 A/D Conversion Time (Single Mode)
CKS1 = 0
CKS0 = 0
CKS0 = 1
Item
Symbol Min. Typ. Max. Min. Typ. Max.
A/D conversion tD
start delay time
11
â
14
19
â
26
Input sampling
tSPL
time
â
33
â
â
65
â
A/D conversion tCONV
time
135 â
138 267 â
274
Note: Values in the table are the numbers of states.
CKS1 = 1
CKS0 = 0
Min. Typ. Max.
35
â
50
â
129 â
531 â
546
Rev. 2.00 Sep. 07, 2007 Page 1029 of 1312
REJ09B0320-0200
|
▷ |