SH7261 Datasheet, PDF (685/1348 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series

Section 15 Realtime Clock (RTC)
15.3.12 Day of Week Alarm Register (RWKAR)
RWKAR is an alarm register corresponding to the BCD coded day of week counter RWKCNT.
When the ENB bit is set to 1, a comparison with the RWKCNT value is performed. From among
RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR/RCR3, the counter and alarm
register comparison is performed only on those with ENB bits set to 1, and if each of those
coincides, an alarm flag of RCR1 is set to 1.
The assignable range is from 0 through 6 + ENB bits (practically in BCD), otherwise operation
errors occur.
The ENB bit in RWKAR is initialized by a power-on reset or in deep standby mode. The other bits
are not initialized by a power-on reset or manual reset, or in deep standby and software standby
modes.
Bit: 7
6
5
4
3
2
1
0
ENB — — — —
Day
Initial value: 0
0
0
0
0 ———
R/W: R/W R R R R R/W R/W R/W
Bit Bit Name
7
ENB
6 to 3 
2 to 0 Day
Initial
Value
R/W
0
R/W
All 0
R
Undefined R/W
Description
When this bit is set to 1, a comparison with the
RWKCNT value is performed.
Reserved
These bits are always read as 0. The write value should
always be 0.
Day of week setting value
000: Sunday
001: Monday
010: Tuesday
011: Wednesday
100: Thursday
101: Friday
110: Saturday
111: Reserved (setting prohibited)
Rev. 2.00 Sep. 07, 2007 Page 653 of 1312
REJ09B0320-0200