82NM10 Datasheet, PDF (9/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset

11.3
11.2.5 EEPROM_CNTL—EEPROM Control Register
(LAN Controller—B1:D8:F0) ................................................................... 320
11.2.6 MDI_CNTL—Management Data Interface (MDI) Control
Register (LAN Controller—B1:D8:F0)....................................................... 320
11.2.7 REC_DMA_BC—Receive DMA Byte Count Register
(LAN Controller—B1:D8:F0) ................................................................... 321
11.2.8 EREC_INTR—Early Receive Interrupt Register
(LAN Controller—B1:D8:F0) ................................................................... 321
11.2.9 FLOW_CNTL—Flow Control Register
(LAN Controller—B1:D8:F0) ................................................................... 322
11.2.10PMDR—Power Management Driver Register
(LAN Controller—B1:D8:F0) ................................................................... 323
11.2.11GENCNTL—General Control Register
(LAN Controller—B1:D8:F0) ................................................................... 324
11.2.12GENSTA—General Status Register
(LAN Controller—B1:D8:F0) ................................................................... 324
11.2.13SMB_PCI—SMB via PCI Register
(LAN Controller—B1:D8:F0) ................................................................... 325
11.2.14Statistical Counters (LAN Controller—B1:D8:F0) ....................................... 325
ASF Configuration Registers
(LAN Controller—B1:D8:F0) .............................................................................. 328
11.3.1 ASF_RID—ASF Revision Identification Register
(LAN Controller—B1:D8:F0) ................................................................... 329
11.3.2 SMB_CNTL—SMBus Control Register
(LAN Controller—B1:D8:F0) ................................................................... 329
11.3.3 ASF_CNTL—ASF Control Register
(LAN Controller—B1:D8:F0) ................................................................... 330
11.3.4 ASF_CNTL_EN—ASF Control Enable Register
(ASF Controller—B1:D8:F0) ................................................................... 331
11.3.5 ENABLE—Enable Register
(ASF Controller—B1:D8:F0) ................................................................... 331
11.3.6 APM—APM Register
(ASF Controller—B1:D8:F0) ................................................................... 332
11.3.7 WTIM_CONF—Watchdog Timer Configuration Register
(ASF Controller—B1:D8:F0) ................................................................... 332
11.3.8 HEART_TIM—Heartbeat Timer Register
(ASF Controller—B1:D8:F0) ................................................................... 333
11.3.9 RETRAN_INT—Retransmission Interval Register
(ASF Controller—B1:D8:F0) ................................................................... 333
11.3.10RETRAN_PCL—Retransmission Packet Count Limit..................................... 334
11.3.11ASF_WTIM1—ASF Watchdog Timer 1 Register
(ASF Controller—B1:D8:F0) ................................................................... 334
11.3.12ASF_WTIM2—ASF Watchdog Timer 2 Register
(ASF Controller—B1:D8:F0) ................................................................... 334
11.3.13PET_SEQ1—PET Sequence 1 Register
(ASF Controller—B1:D8:F0) ................................................................... 334
11.3.14PET_SEQ2—PET Sequence 2 Register
(ASF Controller—B1:D8:F0) ................................................................... 335
11.3.15STA—Status Register
(ASF Controller—B1:D8:F0) ................................................................... 335
11.3.16FOR_ACT—Forced Actions Register
(ASF Controller—B1:D8:F0) ................................................................... 336
11.3.17RMCP_SNUM—RMCP Sequence Number Register
(ASF Controller—B1:D8:F0) ................................................................... 337
Datasheet
9