|
82NM10 Datasheet, PDF (493/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset | |||
|
◁ |
SATA Controller Registers (D31:F2)
Bit
15:8
7:0
Description
Next Capability Pointer (NEXT) â RO: Points to the next capability structure. 00h
indicates this is the last capability pointer.
Capability ID (CAP)â RO: This value of 12h has been assigned by the PCI SIG to
designate the SATA Capability Structure.
15.1.39 SCAP1âSATA Capability Register 1 (SATAâD31:F2)
Address Offset: AChâAFh
Default Value: 00000048h
Attribute:
Size:
RO
32 bits
This register is set to 00000000h if the SCRD bit (D31:F2;Offset 94h bit-30) is set.
Bit
Description
31:16 Reserved
15:4
BAR Offset (BAROFST) â RO: Indicates the offset into the BAR where the Index/Data
pair are located (in DWord granularity). The Index and Data I/O registers are located at
offset 10h within the I/O space defined by LBAR. A value of 004h indicates offset 10h.
000h = 0h offset
001h = 4h offset
002h = 8h offset
003h = Bh offset
004h = 10h offset
...
FFFh = 3FFFh offset (max 16KB)
3:0 BAR Location (BARLOC) â RO: Indicates the absolute PCI Configuration Register
address of the BAR containing the Index/Data pair (in DWord granularity). The Index
and Data I/O registers reside within the space defined by LBAR in the SATA controller. A
value of 8h indicates offset 20h, which is LBAR.
0000 â 0011b = reserved
0100b = 10h => BAR0
0101b = 14h => BAR1
0110b = 18h => BAR2
0111b = 1Ch => BAR3
1000b = 20h => LBAR
1001b = 24h => BAR5
1010 â 1110b = reserved
1111b = Index/Data pair in PCI Configuration space. This is not supported in Chipset.
Datasheet
493
|
▷ |