English
Language : 

82NM10 Datasheet, PDF (533/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset
EHCI Controller Registers (D29:F7)
not be valid and, therefore, the cycle must be made available to any other targets that
may be currently using that range.
16.2.1
Host Controller Capability Registers
These registers specify the limits, restrictions and capabilities of the host controller
implementation. Within the host controller capability registers, only the structural
parameters register is writable. These registers are implemented in the suspend well
and is only reset by the standard suspend-well hardware reset, not by HCRESET or the
D3-to-D0 reset.
Table 16-141.Enhanced Host Controller Capability Registers
MEM_BAS
E + Offset
Mnemonic
Register
Default
00h
02h–03h
04h–07h
CAPLENGTH Capabilities Registers Length
HCIVERSION Host Controller Interface Version
Number
HCSPARAMS Host Controller Structural Parameters
20h
0100h
00104208h
08h–0Bh HCCPARAMS Host Controller Capability Parameters 00006871h
Type
RO
RO
R/W
(special),
RO
RO
NOTE: “Read/Write Special” means that the register is normally read-only, but may be written
when the WRT_RDONLY bit is set. Because these registers are expected to be programmed
by BIOS during initialization, their contents must not get modified by HCRESET or D3-to-
D0 internal reset.
16.2.1.1
16.2.1.2
CAPLENGTH—Capability Registers Length Register
Offset:
MEM_BASE + 00h
Default Value: 20h
Attribute:
Size:
RO
8 bits
Bit
Description
7:0 Capability Register Length Value — RO. This register is used as an offset to add to
the Memory Base Register (D29:F7:10h) to find the beginning of the Operational
Register Space. This field is hardwired to 20h indicating that the Operation Registers
begin at offset 20h.
HCIVERSION—Host Controller Interface Version Number
Register
Offset:
MEM_BASE + 02h–03h
Default Value: 0100h
Attribute:
Size:
RO
16 bits
Bit
Description
15:0
Host Controller Interface Version Number — RO. This is a two-byte register
containing a BCD encoding of the version number of interface that this host controller
interface conforms.
Datasheet
533