English
Language : 

82NM10 Datasheet, PDF (500/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset
SATA Controller Registers (D31:F2)
15.3.1 AHCI Generic Host Control Registers (D31:F2)
Table 15-138.Generic Host Controller Register Address Map
ABAR +
Offset
Mnemonic
Register
00–03
04–07
08–0Bh
0Ch–0Fh
10h–13h
CAP
GHC
IS
PI
VS
Host Capabilities
Global Chipset Control
Interrupt Status
Ports Implemented
AHCI Version
15.3.1.1 CAP—Host Capabilities Register (D31:F2)
Address Offset: ABAR + 00h–03h
Default Value: DE22FF03h
Attribute:
Size:
Default
DE22FF03h
00000000h
00000000h
00000000h
00010100h
Type
R/WO, RO
R/W
R/WC, RO
R/WO, RO
RO
R/WO, RO
32 bits
All bits in this register that are R/WO are reset only by PLTRST#.
Bit
Description
31
Supports 64-bit Addressing (S64A) — RO. Indicates that the SATA controller
can access
64-bit data structures. The 32-bit upper bits of the port DMA Descriptor, the PRD
Base, and each PRD entry are read/write.
30
Supports Command Queue Acceleration (SCQA) — RO. Hardwired to 1 to
indicate that the SATA controller supports SATA command queuing via the DMA
Setup FIS. The Chipset handles DMA Setup FISes natively, and can handle auto-
activate optimization through that FIS.
29
Supports SNotification Register (SSNTF): — RO. The Chipset SATA Controller does
not support the SNotification register.
28
Supports Interlock Switch (SIS) — R/WO. Indicates whether the SATA
controller supports interlock switches on its ports for use in Hot-Plug operations.
This value is loaded by platform BIOS prior to OS initialization.
If this bit is set, BIOS must also map the SATAGP pins to the SATA controller
through GPIO space.
27
Supports Staggered Spin-up (SSS) — R/WO. Indicates whether the SATA
controller supports staggered spin-up on its ports, for use in balancing power
spikes. This value is loaded by platform BIOS prior to OS initialization.
0 = Staggered spin-up not supported.
1 = Staggered spin-up supported.
26
Supports Aggressive Link Power Management (SALP) — R/WO. Indicates
the SATA controller supports auto-generating link requests to the partial or
slumber states when there are no commands to process.
0 = Aggressive link power management not supported.
1 = Aggressive link power management supported.
25
Supports Activity LED (SAL) — RO. Indicates that the SATA controller supports
a single output pin (SATALED#) which indicates activity.
500
Datasheet