82NM10 Datasheet, PDF (323/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset

LAN Controller Registers (B1:D8:F0)
Statistical Counters are reported to the software on demand by issuing the Dump
Statistical Counters command or Dump and Reset Statistical Counters command in the
SCB Command Unit Command (CUC) field.
Table 11-116.Statistical Counters (Sheet 1 of 2)
ID
Counter
Description
0 Transmit Good
Frames
This counter contains the number of frames that were
transmitted properly on the link. It is updated only after the
actual transmission on the link is completed, not when the frame
was read from memory as is done for the Transmit Command
Block status.
4 Transmit Maximum This counter contains the number of frames that were not
Collisions (MAXCOL) transmitted because they encountered the configured maximum
Errors
number of collisions.
8 Transmit Late
This counter contains the number of frames that were not
Collisions
transmitted since they encountered a collision later than the
(LATECOL) Errors configured slot time.
12 Transmit Underrun A transmit underrun occurs because the system bus cannot keep
Errors
up with the transmission. This counter contains the number of
frames that were either not transmitted or retransmitted due to a
transmit DMA underrun. If the LAN controller is configured to
retransmit on underrun, this counter may be updated multiple
times for a single frame.
16 Transmit Lost
This counter contains the number of frames that were
Carrier Sense (CRS) transmitted by the LAN controller despite the fact that it detected
the de-assertion of CRS during the transmission.
20 Transmit Deferred This counter contains the number of frames that were deferred
before transmission due to activity on the link.
24 Transmit Single
Collisions
This counter contains the number of transmitted frames that
encountered one collision.
28 Transmit Multiple
Collisions
This counter contains the number of transmitted frames that
encountered more than one collision.
32 Transmit Total
Collisions
This counter contains the total number of collisions that were
encountered while attempting to transmit. This count includes
late collisions and frames that encountered MAXCOL.
36 Receive Good
Frames
This counter contains the number of frames that were received
properly from the link. It is updated only after the actual
reception from the link is completed and all the data bytes are
stored in memory.
40 Receive CRC Errors This counter contains the number of aligned frames discarded
because of a CRC error. This counter is updated, if needed,
regardless of the Receive Unit state. The Receive CRC Errors
counter is mutually exclusive of the Receive Alignment Errors
and Receive Short Frame Errors counters.
44 Receive Alignment This counter contains the number of frames that are both
Errors
misaligned (for example, CRS de-asserts on a non-octal
boundary) and contain a CRC error. The counter is updated, if
needed, regardless of the Receive Unit state. The Receive
Alignment Errors counter is mutually exclusive of the Receive
CRC Errors and Receive Short Frame Errors counters.
Datasheet
323