|
82NM10 Datasheet, PDF (370/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset | |||
|
◁ |
LPC Interface Bridge Registers (D31:F0)
13.1.28 FWH_DEC_EN1âFirmware Hub Decode Enable Register
(LPC I/FâD31:F0)
Offset Address: D8hâD9h
Default Value: FFCFh
Attribute:
Size:
R/W, RO
16 bits
Bit
Description
15 FWH_F8_EN â RO. This bit enables decoding two 512-KB Firmware Hub memory
ranges, and one
128-KB memory range.
0 = Disable
1 = Enable the following ranges for the Firmware Hub
FFF80000h â FFFFFFFFh
FFB80000h â FFBFFFFFh
14 FWH_F0_EN â R/W. This bit enables decoding two 512-KB Firmware Hub memory
ranges.
0 = Disable.
1 = Enable the following ranges for the Firmware Hub:
FFF00000h â FFF7FFFFh
FFB00000h â FFB7FFFFh
13 FWH_E8_EN â R/W. This bit enables decoding two 512-KB Firmware Hub memory
ranges.
0 = Disable.
1 = Enable the following ranges for the Firmware Hub:
FFE80000h â FFEFFFFh
FFA80000h â FFAFFFFFh
12 FWH_E0_EN â R/W. This bit enables decoding two 512-KB Firmware Hub memory
ranges.
0 = Disable.
1 = Enable the following ranges for the Firmware Hub:
FFE00000h â FFE7FFFFh
FFA00000h â FFA7FFFFh
11 FWH_D8_EN â R/W. This bit enables decoding two 512-KB Firmware Hub memory
ranges.
0 = Disable.
1 = Enable the following ranges for the Firmware Hub
FFD80000h â FFDFFFFFh
FF980000h â FF9FFFFFh
10 FWH_D0_EN â R/W. This bit enables decoding two 512-KB Firmware Hub memory
ranges.
0 = Disable.
1 = Enable the following ranges for the Firmware Hub
FFD00000h â FFD7FFFFh
FF900000h â FF97FFFFh
9 FWH_C8_EN â R/W. This bit enables decoding two 512-KB Firmware Hub memory
ranges.
0 = Disable.
1 = Enable the following ranges for the Firmware Hub
FFC80000h â FFCFFFFFh
FF880000h â FF8FFFFFh
370
Datasheet
|
▷ |