English
Language : 

82NM10 Datasheet, PDF (335/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset
LAN Controller Registers (B1:D8:F0)
Bit
Description
7:0 Inter-Poll Timer Configuration (IPTC_VAL) — R/W. This field identifies the time,
in 5.24 ms units that the ASF controller will wait between the end of the one ASF Poll
Alert Message to start on the next. The value 00h is invalid and unsupported.
11.3.20 PHIST_CLR—Poll History Clear Register
(ASF Controller—B1:D8:F0)
Offset Address: F7h
Default Value: 00h
Attribute:
Size:
R/WC
8 bits
This register is used to clear the history of the Legacy Poll operations. ASF maintains
history of the last poll data for each Legacy Poll operation to compare against the
current poll to detect changes. By setting the appropriate bit, the history for that
Legacy Poll is cleared to 0s.
Bit
Description
7 Clear Polling Descriptor 8 History (PHC_POLL8) — R/WC. Writing a 1b to this bit
position will clear the Poll History associated with Polling Descriptor #8. Writing a 0b
has no effect.
6 Clear Polling Descriptor 7 History (PHC_POLL7) — R/WC. Writing a 1b to this bit
position will clear the Poll History associated with Polling Descriptor #7. Writing a 0b
has no effect.
5 Clear Polling Descriptor 6 History (PHC_POLL6) — R/WC. Writing a 1b to this bit
position will clear the Poll History associated with Polling Descriptor #6. Writing a 0b
has no effect.
4 Clear Polling Descriptor 5 History (PHC_POLL5) — R/WC. Writing a 1b to this bit
position will clear the Poll History associated with Polling Descriptor #5. Writing a 0b
has no effect.
3 Clear Polling Descriptor 4 History (PHC_POLL4) — R/WC. Writing a 1b to this bit
position will clear the Poll History associated with Polling Descriptor #4. Writing a 0b
has no effect.
2 Clear Polling Descriptor 3 History (PHC_POLL3) — R/WC. Writing a 1b to this bit
position will clear the Poll History associated with Polling Descriptor #3. Writing a 0b
has no effect.
1 Clear Polling Descriptor 2 History (PHC_POLL2) — R/WC. Writing a 1b to this bit
position will clear the Poll History associated with Polling Descriptor #2. Writing a 0b
has no effect.
0 Clear Polling Descriptor 1 History (PHC_POLL1) — R/WC. Writing a 1b to this bit
position will clear the Poll History associated with Polling Descriptor #1. Writing a 0b
has no effect.
Datasheet
335