82NM10 Datasheet, PDF (659/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset

High Precision Event Timer Registers
Table 20-149.Memory-Mapped Registers (Sheet 2 of 2)
Offset
110–11Fh
120–127h
128–12Fh
130–13Fh
140–147h
148–14Fh
150–15Fh
160–3FFh
Mnemonic
Register
—
Reserved
TIM1_CONF
TIM1_COMP
—
TIM2_CONF
TIM2_COMP
Timer 1 Configuration and Capabilities
Timer 1 Comparator Value
Reserved
Timer 2 Configuration and Capabilities
Timer 2 Comparator Value
—
Reserved
—
Reserved
Default
—
N/A
N/A
—
N/A
N/A
—
—
Type
—
R/W, RO
R/W
—
R/W, RO
R/W
—
—
NOTES:
1.
Reads to reserved registers or bits will return a value of 0.
2.
Software must not attempt locks to the memory-mapped I/O ranges for High Precision
Event Timers. If attempted, the lock is not honored, which means potential deadlock
conditions may occur.
20.1.1
GCAP_ID—General Capabilities and Identification Register
Address Offset: 00h
Default Value: 0429B17F8086A201h
Attribute:
Size:
RO
64 bits
Bit
Description
63:32
31:16
15
14
13
12:8
7:0
Main Counter Tick Period (COUNTER_CLK_PER_CAP) — RO. This field indicates
the period at which the counter increments in femptoseconds (10^-15 seconds). This
will return 0429B17Fh when read. This indicates a period of 69841279h fs
(69.841279 ns).
Vendor ID Capability (VENDOR_ID_CAP) — RO. This is a 16-bit value assigned
to Intel.
Legacy Replacement Rout Capable (LEG_RT_CAP) — RO. Hardwired to 1.
Legacy Replacement Interrupt Rout option is supported.
Reserved. This bit returns 0 when read.
Counter Size Capability (COUNT_SIZE_CAP) — RO. Hardwired to 1. Counter is
64-bit wide.
Number of Timer Capability (NUM_TIM_CAP) — RO. This field indicates the
number of timers in this block.
02h = Three timers.
Revision Identification (REV_ID) — RO. This indicates which revision of the
function is implemented. Default value will be 01h.
Datasheet
659