82NM10 Datasheet, PDF(37/671 Page) Intel Corporation – Intel® NM10 Family Express Chipset

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

82NM10 Datasheet, PDF (37/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset

◁

Introduction

â¢ Firmware Hub (FWH) interface support

â¢ Serial Peripheral Interface (SPI) support

This chipset incorporates a variety of PCI functions that are divided into six logical

devices (B0:D27, B0:D28, B0:D29, B0:D30, B0:D31 and B1:D8) as listed in Table 1-2.

D30 is the DMI-to-PCI bridge, D31 contains the PCI-to-LPC bridge, SATA controller, and

SMBus controller, D29 contains the four USB UHCI controllers and one USB EHCI

controller, and D27 contains the PCI Express root ports. B1:D8 is the integrated LAN

controller.

Table 1-2. PCI Devices and Functions

Bus:Device:Function

Function Description

Bus 0:Device 30:Function 0

Bus 0:Device 31:Function 0

Bus 0:Device 31:Function 2

Bus 0:Device 31:Function 3

Bus 0:Device 29:Function 0

Bus 0:Device 29:Function 1

Bus 0:Device 29:Function 2

Bus 0:Device 29:Function 3

Bus 0:Device 29:Function 7

Bus 0:Device 28:Function 0

Bus 0:Device 28:Function 1

Bus 0:Device 28:Function 2

Bus 0:Device 28:Function 3

Bus 0:Device 27:Function 0

Bus n:Device 8:Function 0

PCI-to-PCI Bridge

LPC Controller1

SATA Controller

SMBus Controller

USB UHCI Controller #1

USB UHCI Controller #2

USB UHCI Controller #3

USB UHCI Controller #4

USB 2.0 EHCI Controller

PCI Express* Port 1

PCI Express Port 2

PCI Express Port 3

PCI Express Port 4

Intel HD Audio Controller

LAN Controller

NOTES:

1 The PCI-to-LPC bridge contains registers that control LPC, Power Management, System

Management, GPIO, Processor Interface, RTC, Interrupts, Timers, and DMA.

The following sub-sections provide an overview of Intel NM10 Express Chipset

capabilities.

Direct Media Interface (DMI)

Direct Media Interface (DMI) is the chip-to-chip connection between the Processor or

MCH and chipset. This high-speed interface integrates advanced priority-based

servicing allowing for concurrent traffic and true isochronous transfer capabilities. Base

functionality is completely software-transparent, permitting current and legacy

software to operate normally.

Datasheet

37

▷