English
Language : 

82NM10 Datasheet, PDF (436/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset
LPC Interface Bridge Registers (D31:F0)
13.8.3.19 C3_RES— C3 Residency Register (Netbook Only)
I/O Address:
Default Value
Lockable:
Power Well:
PMBASE +54h
00000000h
No
Core
Attribute:
Size:
Usage:
R/W/RO
32-bit
ACPI/Legacy
The value in this field increments at the same rate as the Power Management Timer.
This field increments while STP_CPU# is active (i.e. the CPU is in a C3 or C4 state). This
field will roll over in the same way as the Power Management Timer, however the most
significant bit is NOT sticky.
Bit
Description
31:24 Reserved
23:0
C3_RESIDENCY — RO. The value in this field increments at the same rate as the Power
Management Timer. If the C3_RESEDENCY_MODE bit is clear, this field automatically
resets to 0 at the point when the Lvl3 or Lvl4 read occurs. If the C3_RESIDENCY_MODE
bit is set, the register does not reset when the Lvl3 or Lvl4 read occurs. In either mode,
it increments while STP_CPU# is active (i.e., the processor is in a C3 or C4 state). This
field will roll over in the same way as the PM Timer, however the most significant bit is
NOT sticky.
Software is responsible for reading this field before performing the Lvl3/4 transition.
Software must also check for rollover if the maximum time in C3/C4 could be
exceeded.
NOTE: Hardware reset is the only reset of this counter field.
13.9
System Management TCO Registers (D31:F0)
The TCO logic is accessed via registers mapped to the PCI configuration space
(Device 31:Function 0) and the system I/O space. For TCO PCI Configuration registers,
see LPC Device 31:Function 0 PCI Configuration registers.
TCO Register I/O Map
The TCO I/O registers reside in a 32-byte range pointed to by a TCOBASE value, which
is, PMBASE + 60h in the PCI configuration space. The following table shows the
mapping of the registers within that 32-byte range. Each register is described in the
following sections.
Table 13-130.TCO I/O Register Address Map
TCOBASE
+ Offset
Mnemonic
Register Name
00h–01h
02h
03h
04h–05h
06h–07h
TCO_RLD
TCO_DAT_IN
TCO_DAT_OUT
TCO1_STS
TCO2_STS
TCO Timer Reload and Current
Value
TCO Data In
TCO Data Out
TCO1 Status
TCO2 Status
Default
0000h
00h
00h
0000h
0000h
Type
R/W
R/W
R/W
R/WC, RO
R/W, R/WC
436
Datasheet