|
82NM10 Datasheet, PDF (524/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset | |||
|
◁ |
EHCI Controller Registers (D29:F7)
16.1.16 PWR_CAPIDâPCI Power Management Capability ID
Register (USB EHCIâD29:F7)
Address Offset: 50h
Default Value: 01h
Attribute:
Size:
RO
8 bits
Bit
Description
7:0 Power Management Capability ID â RO. A value of 01h indicates that this is a PCI
Power Management capabilities field.
16.1.17 NXT_PTR1âNext Item Pointer #1 Register
(USB EHCIâD29:F7)
Address Offset: 51h
Default Value: 58h
Attribute:
Size:
R/W (special)
8 bits
Bit
Description
7:0 Next Item Pointer 1 Value â R/W (special). This register defaults to 58h, which
indicates that the next capability registers begin at configuration offset 58h. This
register is writable when the WRT_RDONLY bit (D29:F7:80h, bit 0) is set. This allows
BIOS to effectively hide the Debug Port capability registers, if necessary. This register
should only be written during system initialization before the plug-and-play software
has enabled any master-initiated traffic. Only values of 58h (Debug Port visible) and
00h (Debug Port invisible) are expected to be programmed in this register.
NOTE: Register not reset by D3-to-D0 warm reset.
16.1.18 PWR_CAPâPower Management Capabilities Register
(USB EHCIâD29:F7)
Address Offset: 52hâ53h
Default Value: C9C2h
Attribute:
Size:
R/W (special)
16 bits
Bit
Description
15:11
PME Support (PME_SUP) â R/W (special). This 5-bit field indicates the power states
in which the function may assert PME#. The Chipset EHC does not support the D1 or D2
states. For all other states, the Chipset EHC is capable of generating PME#. Software
should not need to modify this field.
10 D2 Support (D2_SUP) â R/W (special).
0 = D2 State is not supported
1 = D2 State is supported
9 D1 Support (D1_SUP) â R/W (special).
0 = D1 State is not supported
1 = D1 State is supported
8:6 Auxiliary Current (AUX_CUR) â R/W (special). The Chipset EHC reports 375 mA
maximum suspend well current required when in the D3COLD state. This value can be
written by BIOS when a more accurate value is known.
5 Device Specific Initialization (DSI)â R/W (special). The Chipset reports 0,
indicating that no
device-specific initialization is required.
524
Datasheet
|
▷ |