|
82NM10 Datasheet, PDF (633/671 Pages) Intel Corporation – Intel® NM10 Family Express Chipset | |||
|
◁ |
PCI Express* Configuration Registers
19.1.25 DCTLâDevice Control Register
(PCI ExpressâD28:F0/F1/F2/F3)
Address Offset: 48hâ49h
Default Value: 0000h
Attribute:
Size:
R/W, RO
16 bits
Bit
Description
15 Reserved
14:12 Max Read Request Size (MRRS) â RO. Hardwired to 0.
11 Enable No Snoop (ENS) â RO. Not supported. The root port will not issue non-snoop
requests.
10 Aux Power PM Enable (APME) â R/W. The OS will set this bit to 1 if the device
connected has detected aux power. It has no effect on the root port otherwise.
9 Phantom Functions Enable (PFE) â RO. Not supported.
8 Extended Tag Field Enable (ETFE) â RO. Not supported.
7:5 Max Payload Size (MPS) â R/W. The root port only supports 128-B payloads,
regardless of the programming of this field.
4 Enable Relaxed Ordering (ERO) â RO. Not supported.
3 Unsupported Request Reporting Enable (URE) â R/W.
0 = Disable. The root port will ignore unsupported request errors.
1 = Enable. The root port will generate errors when detecting an unsupported request.
2 Fatal Error Reporting Enable (FEE) â R/W.
0 = Disable. The root port will ignore fatal errors.
1 = Enable. The root port will generate errors when detecting a fatal error.
1 Non-Fatal Error Reporting Enable (NFE) â R/W.
0 = Disable. The root port will ignore non-fatal errors.
1 = Enable. The root port will generate errors when detecting a non-fatal error.
0 Correctable Error Reporting Enable (CEE) â R/W.
0 = Disable. The root port will ignore correctable errors.
1 = Enable. The root port will generate errors when detecting a correctable error.
19.1.26 DSTSâDevice Status Register
(PCI ExpressâD28:F0/F1/F2/F3)
Address Offset: 4Ahâ4Bh
Default Value: 0010h
Attribute:
Size:
R/WC, RO
16 bits
Bit
Description
15:6
5
4
3
Reserved
Transactions Pending (TDP) â RO. This bit has no meaning for the root port since
only one transaction may be pending to the Chipset, so a read of this bit cannot occur
until it has already returned to 0.
AUX Power Detected (APD) â RO. The root port contains AUX power for wakeup.
Unsupported Request Detected (URD) â R/WC. This bit indicates an unsupported
request was detected.
Datasheet
633
|
▷ |