English
Language : 

PXD20RM Datasheet, PDF (758/1628 Pages) Freescale Semiconductor, Inc – PXD20 Microcontroller
If an attempt to force a non-correctable inversion (by asserting EEGR[FRCNCI] or EEGR[FRC1NCI])
and EEGR[ERRBIT] equals 64, then no data inversion will be generated.
19.4.2.6 Flash ECC Address Register (FEAR)
The FEAR is a 32-bit register for capturing the address of the last, properly-enabled ECC event in the flash
memory. Depending on the state of the ECC Configuration Register, an ECC event in the flash causes the
address, attributes and data associated with the access to be loaded into the FEAR, FEMR, FEAT and
FEDR registers, and the appropriate flag (F1BC or FNCE) in the ECC Status Register to be asserted.
This register can only be read from the IPS programming model; any attempted write is ignored. See
Figure 19-5 and Table 19-6 for the Flash ECC Address Register definition.
Register address: ECSM Base + 0x50
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15
R
FEAR[0:15]
W
RESET: x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
R
FEAR[16:31]
W
RESET: x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
= Unimplemented
Figure 19-5. Flash ECC Address (FEAR) Register
Table 19-6. Flash ECC Address (FEAR) Field Descriptions
Name
0-31
FEAR[0:31]
Description
Flash ECC Address Register
This 32-bit register contains the faulting access address of the last, properly-enabled flash ECC
event.
19.4.2.7 Flash ECC Master Number Register (FEMR)
The FEMR is a 4-bit register for capturing the AXBS bus master number of the last, properly-enabled ECC
event in the flash memory. Depending on the state of the ECC Configuration Register, an ECC event in
the flash causes the address, attributes and data associated with the access to be loaded into the FEAR,
FEMR, FEAT and FEDR registers, and the appropriate flag (F1BC or FNCE) in the ECC Status Register
to be asserted.
This register can only be read from the IPS programming model; any attempted write is ignored. See
Figure 19-6 and Table 19-7 for the Flash ECC Master Number Register definition.
19-10
PXD20 Microcontroller Reference Manual, Rev. 1
Preliminary—Subject to Change Without Notice
Freescale Semiconductor