PXD20RM Datasheet, PDF (146/1628 Pages) Freescale Semiconductor, Inc – PXD20 Microcontroller

Table 5-1. ADC digital registers (continued)
Address offset (hex)
Register name
09C
0A0 .. 0A4
0A8
0AC
0B0 .. 0B4
0B8
0BC
0C0
0C4
0C8
0CC .. 17C
180
184
188
18C
190
194
198
19C
1A0
1A4
1A8
1AC
1B0
1B4
1B8
1BC
1C0
1C4
1C8
1CC .. 1FC
200
204
Conversion Timing Register 2 (CTR2)
Reserved
Normal Conversion Mask Register 1 (NCMR1)
Normal Conversion Mask Register 2 (NCMR2)
Reserved
Injected Conversion Mask Register 1 (JCMR1)
Injected Conversion Mask Register 2 (JCMR2)
Reserved
Decode Signals Delay Register (DSDR)
Power-down Exit Delay Register (PDEDR)
Reserved
Channel 32 Data Register (CDR32)
Channel 33 Data Register (CDR33)
Channel 34 Data Register (CDR34)
Channel 35 Data Register (CDR35)
Channel 36 Data Register (CDR36)
Channel 37 Data Register (CDR37)
Channel 38 Data Register (CDR38)
Channel 39 Data Register (CDR39)
Channel 40 Data Register (CDR40)
Channel 41 Data Register (CDR41)
Channel 42 Data Register (CDR42)
Channel 43 Data Register (CDR43)
Channel 44 Data Register (CDR44)
Channel 45 Data Register (CDR45)
Channel 46 Data Register (CDR46)
Channel 47 Data Register (CDR47)
Channel 48 Data Register (CDR48)
Channel 49 Data Register (CDR49)
Channel 50 Data Register (CDR50)
Reserved
Channel 64 Data Register (CDR64)
Channel 65 Data Register (CDR65)
Location
on page 5-18
—
on page 5-20
on page 5-20
—
on page 5-21
on page 5-21
—
on page 5-22
on page 5-22
—
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
on page 5-24
—
on page 5-24
on page 5-24
PXD20 Microcontroller Reference Manual, Rev. 1
5-4
Freescale Semiconductor
Preliminary—Subject to Change Without Notice