English
Language : 

PXD20RM Datasheet, PDF (1302/1628 Pages) Freescale Semiconductor, Inc – PXD20 Microcontroller
Table 37-10. STANDBY Reset Sequence Register (RGM_STDBY) Field Descriptions
Field
Description
BOOT_
FROM_
BKP_RAM
Boot from Backup RAM indicator — This bit indicates whether the system will boot from backup RAM or flash
out of STANDBY exit.
0 Boot from flash on STANDBY exit
1 Boot from backup RAM on STANDBY exit
NOTE
This register is reset on any enabled ‘destructive’ or ‘functional’ reset event.
37.3.1.9 Functional Bidirectional Reset Enable Register (RGM_FBRE)
Address 0xC3FE_401C
Access: Supervisor read/write
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
W
POR 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 37-10. Functional Bidirectional Reset Enable Register (RGM_FBRE)
This register enables the generation of an external reset on functional reset. It can be accessed in read/write
in either supervisor mode or test mode. It can be accessed in read in user mode.
Table 37-11. Functional Bidirectional Reset Enable Register (RGM_FBRE) Field Descriptions
Field
Description
BE_EXR
Bidirectional Reset Enable for External Reset
0 RESET is asserted on an external reset event if the reset is enabled
1 RESET is not asserted on an external reset event
BE_LVD45 Bidirectional Reset Enable for 4.5V low-voltage detected
0 RESET is asserted on a 4.5V low-voltage detected event if the reset is enabled
1 RESET is not asserted on a 4.5V low-voltage detected event
BE_CMU0_F Bidirectional Reset Enable for CMU0 clock frequency higher/lower than reference
HL
0 RESET is asserted on a CMU0 clock frequency higher/lower than reference event if the reset is enabled
1 RESET is not asserted on a CMU0 clock frequency higher/lower than reference event
BE_CMU0_ Bidirectional Reset Enable for FXOSC frequency lower than reference
OLR
0 RESET is asserted on a FXOSC frequency lower than reference event if the reset is enabled
1 RESET is not asserted on a FXOSC frequency lower than reference event
BE_FMPLL0 Bidirectional Reset Enable for FMPLL0 fail
0 RESET is asserted on a FMPLL0 fail event if the reset is enabled
1 RESET is not asserted on a FMPLL0 fail event
37-26
PXD20 Microcontroller Reference Manual, Rev. 1
Preliminary—Subject to Change Without Notice
Freescale Semiconductor