English
Language : 

PXD20RM Datasheet, PDF (633/1628 Pages) Freescale Semiconductor, Inc – PXD20 Microcontroller
General Registers
Condition Register
CR
Count Register
General-Purpose Registers
GPR0
GPR1
CTR SPR 9
Link Register
LR
SPR 8
XER
XER
SPR 1
GPR31
Accumulator
ACC
SPR General
SPRG0
SPRG1
SPRG2
SPRG3
SPRG4
SPRG5
SPRG6
SPRG7
SPRG8
Exception Handling/Control Registers
Save and Restore
Interrupt Vector Prefix
SPR 272
SRR0 SPR 26
IVPR SPR 63
SPR 273
SPR 274
SPR 275
SPR 276
SRR1
CSRR0
CSRR1
DSRR02
SPR 27
SPR 58
SPR 59
SPR 574
Interrupt Vector Offset
IVOR0 SPR 400
IVOR1 SPR 401
SPR 277
DSRR12 SPR 575
SPR 278
SPR 279
SPR 604
MCSRR02 SPR 570
MCSRR12 SPR 571
IVOR15
IVOR322
SPR 415
SPR 528
Processor Control Registers
Machine State
MSR
Processor Version
PVR
SPR 287
Processor ID
PIR
SPR 286
Hardware Implementation
Dependent1
HID0 SPR 1008
HID1 SPR 1009
System Version2
SVR SPR 1023
SPRG9 SPR 605
User SPR
USPRG0 SPR 256
Timers
Decrementer
DEC
SPR 22
DECAR SPR 54
Exception Syndrome
ESR
SPR 62
Machine Check
Syndrome Register
IVOR342 SPR 530
Machine Check
Address Register
MCSR SPR 572
MCAR SPR 573
Data Exception Address
DEAR
SPR 61
BTB Register
Debug Registers2
Debug Control
Instruction Address Compare
DBCR0 SPR 308
IAC1
SPR 312
DBCR1 SPR 309
IAC2
SPR 313
DBCR2 SPR 310
IAC3
SPR 314
DBCR31 SPR 561
IAC4
SPR 315
DBCR41 SPR 563
IAC5
SPR 565
DBCR51 SPR 564
IAC6
SPR 566
DBCR61 SPR 603
IAC7
SPR 567
DBERC01 SPR 569
IAC8
SPR 568
Debug Status
DBSR SPR 304
Debug Counter1
DBCNT SPR 562
Data Address Compare
DAC1
SPR 316
DAC2
SPR 317
Data Value Compare (64-bit)
DVC1
SPR 318
DVC2
SPR 319
Time Base (writeonly)
TBL
SPR 284
TBU
SPR 285
Control and Status
TCR SPR 340
TSR
SPR 336
BTB Control1
BUCSR SPR 1013
SPE Register
SP E Status and Control
SPEFSCR SPR 512
Memory Management Registers
MMU Assist
MAS0
MAS1
MAS2
MAS3
MAS4
MAS6
SPR 624
SPR 625
SPR 626
SPR 627
SPR 628
SPR 630
Process ID
Control & Configuration
PID0 SPR 48
MMUCSR0 SPR 1012
MMUCFG SPR 1015
TLB0CFG SPR 688
TLB1CFG SPR 689
Cache Registers
Cache Configuration
(Read-only)
L1CFG0 SPR 515
Cache Control
L1CSR1 SPR 1011
Device Control Registers (DCRs) 1
Cache Access Registers
PSU Registers
L1CFG1 SPR 516
L1FINV1 SPR 959
CDACNTL DCR 351
CDADATA DCR 350
PSCR
PSSR
PSHR
PSLR
DCR 272
DCR 273
DCR 274
DCR 275
PSCTR
PSUHR
PSULR
DCR 276
DCR 277
DCR 278
1 - These e200-specific registers may not be supported by other processors built on Power Architecture
technology
2 - Optional registers defined by the Power ISA embedded architecture
Figure 15-2. e200z4d Supervisor Mode Programmer’s Model
Freescale Semiconductor
PXD20 Microcontroller Reference Manual, Rev. 1
Preliminary—Subject to Change Without Notice
15-7