PXD20RM Datasheet, PDF (615/1628 Pages) Freescale Semiconductor, Inc – PXD20 Microcontroller

Offset: 0x104 (PM2CNTR)
read
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
CNTR[23:16]
W
Reset — 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
CNTR[15:0]
W
Reset 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 14-15. Performance Monitor 2 Read Counter (PN2CNTR)
Offset: 0x108 (PM1CNTW)
read
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
CNTR[23:16]
W
Reset — 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
CNTR[15:0]
W
Reset 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 14-16. Performance Monitor 1 Write Counter (PM1CNTW)
Offset: 0x10C (PM2CNTW)
read
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
CNTR[23:16]
W
Reset — 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
CNTR[15:0]
W
Reset 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 14-17. Performance Monitor 2 Write Counter (PM2CNTW)
Freescale Semiconductor
PXD20 Microcontroller Reference Manual, Rev. 1
Preliminary—Subject to Change Without Notice
14-15