English
Language : 

PXD20RM Datasheet, PDF (1246/1628 Pages) Freescale Semiconductor, Inc – PXD20 Microcontroller
Table 35-31. Byte Ordering in Parallel Flash Mode - AHB Buffer
AHB Address 0x8000_0000
(32 Bit Access)
fah0 fbh0 fal0 fbl0 fah1 fbh1 fal1 fbl1
AHB Address 0x8000_0004
(32 Bit Access)
fah2 fbh2 fal2 fbl2 fah3 fbh3 fal3 fbl3
NOTE
For AHB Command read starting from an address not aligned to 32 bit
boundaries or AHB access size smaller than 32 bit the requested bytes are
given at the appropriate positions according to the AMBA AHB
specification.
35.5.3.4.3 Buffer Entry Ordering for 64 Bit Read Access
For read access via the AHB interface 64 bit access is possible. Each 64 bit access reads 2 32 bit entries
simultaneously. The ordering of these 32 bit entries within the 64 bit word is given in Table 35-32 below:
Table 35-32. 64 Bit Read Access Buffer Entry Ordering
AHB Read Data Bit Position [63:0]
[31:0]
[63:32]
Buffer Entry #
Even (0, 2, 4, ...)
Odd (1, 3, 5, ...)
35.5.3.5 Normal Mode Interrupt and DMA Requests
Table 35-33. IF SCLK Input and Output Signals
Signal
new_command
ctrl_vector
cont_mode
sfm_samp_params
cutil_rdy
rdata_valid
rdata
tx_underrun
rx_overrun
cont_mode_sent
tr_complete
I/O Width
Comment
I
1 request for new transaction to external serial flash
I
90 parameters for new transaction
I
1 indicates if the external serial flash device is in continous mode ‘1’ = yes
I
5 controls delay and phase when to sample data sent from serial flash
O
1 state machine ready to accept a new command
O
1 newly read data word is available
O
33 32 bit rdata + indicator bit for real rdata
O
1 transaction had to be terminated prematurely due to insufficient tx data
O
1 transaction had to be terminated prematurely due to RX Buffer overflow
O
1 control byte for continous mode has been sent
O
1 transaction complete
The QuadSPI module has 10 different flags that can only generate interrupt requests and one flag that can
generate interrupt as well as DMA requests. Table 35-34 lists the eight conditions. Note that the flags
mentioned in the table relate to the Flag Register (QSPI_SFMFR).
35-36
PXD20 Microcontroller Reference Manual, Rev. 1
Preliminary—Subject to Change Without Notice
Freescale Semiconductor