English
Language : 

SH7730 Datasheet, PDF (657/1188 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7780 Series
Section 21 Serial I/O with FIFO (SIOF)
Section 21 Serial I/O with FIFO (SIOF)
This LSI includes a single channel of clock-synchronized serial I/O module with FIFO (SIOF).
The SIOF is a module dedicated to the audio CODEC interface. Therefore, the SIOF is not
suitable for the applications other than the audio CODEC interface.
21.1 Features
• Serial transfer
16-stage 32-bit FIFOs (transmission and reception are independent of each other)
Supports 8-bit data/16-bit data/16-bit stereo audio input/output
MSB first for data transmission
Supports a maximum of 48-kHz sampling rate
Synchronization by either frame synchronization pulse or left/right channel switch
Supports CODEC control data interface
Connectable to linear, audio, or A-Law or µ-Law CODEC chip
Supports both master and slave modes
• Serial clock
An external pin input or internal clock (Pφ) can be selected as the clock source.
• Interrupts: One type
• DMA transfer
Supports DMA transfer by a transfer request for transmission and reception
SCIS3A1B-000020050200
Rev. 1.00 Sep. 19, 2007 Page 609 of 1136
REJ09B0359-0100