|
SH7730 Datasheet, PDF (101/1188 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7780 Series | |||
|
◁ |
Section 3 Instruction Set
Addressing Instruction
Mode
Format
GBR indirect @(disp:8,
with displace- GBR)
ment
Effective Address Calculation Method
Calculation
Formula
Effective address is register GBR contents with Byte: GBR +
8-bit displacement disp added. After disp is
disp â EA
zero-extended, it is multiplied by 1 (byte), 2 (word), Word: GBR +
or 4 (longword), according to the operand size.
disp à 2 â EA
GBR
disp
(zero-extended)
+
GBR
+ disp à 1/2/4
Longword:
GBR + disp Ã
4 â EA
Ã
Indexed GBR @(R0, GBR)
indirect
1/2/4
Effective address is sum of register GBR and R0
contents.
GBR
+
GBR + R0
GBR + R0 â
EA
R0
PC-relative @(disp:8, PC)
with
displacement
Effective address is PC + 4 with 8-bit displacement Word: PC + 4
disp added. After disp is zero-extended, it is
+ disp à 2 â
multiplied by 2 (word), or 4 (longword), according EA
to the operand size. With a longword operand,
the lower 2 bits of PC are masked.
Longword:
PC & H'FFFF
PC
FFFC + 4 +
disp à 4 â EA
&*
H'FFFF FFFC
+
4
+
disp
(zero-extended)
Ã
PC + 4 + disp
Ã2
or PC &
H'FFFF FFFC
+ 4 + disp à 4
2/4
* With longword operand
Rev. 1.00 Sep. 19, 2007 Page 53 of 1136
REJ09B0359-0100
|
▷ |