PXD10RM Datasheet, PDF (1224/1332 Pages) Freescale Semiconductor, Inc – PXD10 Microcontroller

• Debug Status Port enable and selection
• Bus and peripheral abort enable/disable
38.1.3 Modes of Operation
The SSCM operates identically in all system modes.
38.2 Memory Map and Register Description
This section provides a detailed description of all memory-mapped registers in the SSCM.
38.2.1 Memory Map
Table 38-1 shows the memory map for the SSCM. Note that all addresses are offsets; the absolute address
may be calculated by adding the specified offset to the base address of the SSCM.
Table 38-1. Module Memory Map
Address
Register
Size
Access
Mode¹
Base + 0x0000
System Status (STATUS)
16 bits
R
A
Base + 0x0002
System Memory Configuration
16 bits
R
A
(MEMCONFIG)
Base + 0x0004
Reserved
16 bits Reads/writes have no effect A
Base + 0x0006
Error Configuration (ERROR)
16 bits
R/W
A
Base + 0x0008
Debug Status Port (DEBUGPORT)
16 bits
R/W
A
Base + 0x000A
Reserved
16 bits Reads/writes have no effect A
Base + 0x000C Password Comparison Register High Word 32 bits
R/W
A
Base + 0x0010 Password Comparison Register Low Word 32 bits
R/W
A
Base + 0x0014
Reserved
See Note ²
to
Base + 0x3FFF
1 _{U = User Mode, S = Supervisor Mode, T = Test Mode, V = DFV Mode, A = All (No restrictions)}
2 _{If enabled at the SoC level, accessing these register addresses will cause bus aborts.}
All registers are accessible via 8-bit, 16-bit or 32-bit accesses. However, 16-bit accesses must be aligned
to 16-bit boundaries, and 32-bit accesses must be aligned to 32-bit boundaries. As an example, the
STATUS register is accessible by a 16-bit READ/WRITE to address ‘Base + 0x0002’, but performing a
16-bit access to ‘Base + 0x0003’ is illegal.
38.2.2 Register Description
The following memory-mapped registers are available in the SSCM. Those bits that are shaded out are
reserved for future use. To optimize future compatibility, these bits should be masked out during any
read/write operations to avoid conflict with future revisions.
38-2
PXD10 Microcontroller Reference Manual, Rev. 1
Preliminary—Subject to Change Without Notice
Freescale Semiconductor