PXD10RM Datasheet, PDF (1170/1332 Pages) Freescale Semiconductor, Inc – PXD10 Microcontroller

36.1.3.3.1 Doze Mode
The CPU can send a signal to the SSD block to put it into Doze mode. Whether the SSD block obeys the
signal and goes into Doze mode depends on the setting of the DZDIS bit in the control register. In Doze
mode the system clocks continue to run, but the clock signals are prevented from reaching the SSD block.
When the SSD block is in Doze mode, the analog block is also disabled.
36.1.3.3.2 Stop Mode
The CPU can activate Stop mode. In Stop mode, the system clocks driving the SSD block are stopped. In
Stop mode, the analog block is also disabled.
36.2 External Signal Description
Each of the four analog I/Os of the SSD block is used either as the output of a half-bridge sourcing or
sinking the current of the SM coil driven currently or - in case of acting as an input - the back EMF of the
non-driven coil with respect to an internally-generated reference voltage is supplied to the -modulator
of the analog block. The signal properties are given in Table 36-1.
Table 36-1. Signal Properties
Name
Port
Coil
Coil Node
I/O
Reset
COSP
COSM
SINP
SINM
COSP
COSM
SINP
SINM
Cosine
Sine
Plus
Minus
Plus
Minus
Analog I/O
Z
Analog I/O
Z
Analog I/O
Z
Analog I/O
Z
36.3 Memory Map and Register Definition
This section provides a detailed description of the registers of the SSD block. Note that all registers are
16 bits in width. There is no access on byte level.
36.3.1 Memory Map
Table 36-2 lists the registers of the SSD block.
Table 36-2. Block Memory Map
Offset
0x00
0x02
0x04
0x06
0x08
0x0A
Register Name (Long)
SSD Control and Status Register
SSD Interrupt Flag and Enable Register
SSD Integrator Accumulator Register
SSD Down Counter Count register
SSD Blanking Counter Load Register
SSD Integration Counter Load Register
Register Name (Short)
CONTROL
IRQ
ITGACC
DCNT
BLNCNTLD
ITGCNTLD
Access¹ Location
R/W
R/W
R
R
R/W
R/W
on page 6
on page 7
on page 8
on page 8
on page 9
on page 9
36-4
PXD10 Microcontroller Reference Manual, Rev. 1
Preliminary—Subject to Change Without Notice
Freescale Semiconductor