English
Language : 

PXD10RM Datasheet, PDF (1038/1332 Pages) Freescale Semiconductor, Inc – PXD10 Microcontroller
Address: QSPI_BASE + 0x15C
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15
R
0000
00
0000
00
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
R
0000
00
0000
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Figure 30-19. Serial Flash Mode Status Register (QSPI_SFMSR)
Table 30-32. QSPI_SFMSR Field Descriptions
Field
Description
TX Buffer Related Status Information
TXFULL
TXNE
TX Buffer Full: Asserted when no more data can be stored.
TX Buffer Not Empty: Asserted when TX Buffer contains data.
RX Buffer Related Status Information
RXFULL
RXNE
RX Buffer Full: Asserted when RX Buffer is full.
RX Buffer Not Empty: Asserted when RX Buffer contains data.
AHB Buffer Related Status Information
AHBFULL AHB Buffer Full: Asserted when AHB buffer is full.
AHBNE AHB Buffer Not Empty: Asserted when AHB buffer contains data.
SFM Command Related Status Information
CONTMODE Continuous Mode: Asserted when last command was of type “Continuous Read Mode”1. It is
asserted at the end of the execution of the related command together with the QSPI_SFMFR[TFF]
flag.
AHB_ACC AHB Access: Asserted when the transaction currently executed was initiated by AHB bus.
IP_ACC IP Access: Asserted when transaction currently executed was initiated by IP bus.
BUSY
Module Busy: Asserted when module is currently busy handling a transaction to an external flash
device.
30-34
PXD10 Microcontroller Reference Manual, Rev. 1
Preliminary—Subject to Change Without Notice
Freescale Semiconductor