English
Language : 

SH7059 Datasheet, PDF (712/1042 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer
23. I/O Ports (I/O)
23.2.2 Port A Data Register (PADR)
Bit: 15
14
13
12
11
10
9
8
PA15 PA14 PA13 PA12 PA11 PA10 PA9 PA8
DR
DR
DR
DR
DR
DR
DR
DR
Initial value: 0
0
0
0
0
0
0
0
R/W: R/W R/W R/W R/W R/W R/W R/W R/W
Bit: 7
6
5
4
3
2
1
0
PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0
DR
DR
DR
DR
DR
DR
DR
DR
Initial value: 0
0
0
0
0
0
0
0
R/W: R/W R/W R/W R/W R/W R/W R/W R/W
The port A data register (PADR) is a 16-bit readable/writable register that stores port A data. Bits PA15DR to PA0DR
correspond to pins PA15/RxD0/SSI0 to PA0/TI0A.
When a pin functions as a general output, if a value is written to PADR, that value is output directly from the pin, and if
PADR is read, the register value is returned directly regardless of the pin state.
When a pin functions as a general input, if PADR is read, the pin state, not the register value, is returned directly. If a
value is written to PADR, although that value is written into PADR, it does not affect the pin state. Table 23.2 summarizes
port A data register read/write operations.
PADR is initialized to H'0000 by a power-on reset (excluding a WDT power-on reset), in hardware standby mode, and in
software standby mode. It is not initialized in sleep mode.
Table 23.2 Port A Data Register (PADR) Read/Write Operations
Bits 15 to 0:
PAIOR
0
1
Pin Function
Read
General input
Pin state
Other than general input Pin state
General output
PADR value
Other than general
output
PADR value
Write
Value is written to PADR, but does not affect pin state
Value is written to PADR, but does not affect pin state
Write value is output from pin
Value is written to PADR, but does not affect pin state
23.2.3 Port A Port Register (PAPR)
Bit: 15
14
13
12
11
10
9
8
PA15PR PA14PR PA13PR PA12PR PA11PR PA10PR PA9PR PA8PR
Initial value: PA15 PA14 PA13 PA12 PA11 PA10 PA9 PA8
R/W: R
R
R
R
R
R
R
R
Bit:
Initial value:
R/W:
7
PA7PR
PA7
R
6
PA6PR
PA6
R
5
PA5PR
PA5
R
4
PA4PR
PA4
R
3
PA3PR
PA3
R
2
PA2PR
PA2
R
1
PA1PR
PA1
R
0
PA0PR
PA0
R
Rev.3.00 Mar. 12, 2008 Page 622 of 948
REJ09B0177-0300