|
SH7059 Datasheet, PDF (426/1042 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer | |||
|
◁ |
13. Watchdog Timer (WDT)
13.1.2 Block Diagram
Figure 13.1 is the block diagram of the WDT.
ITI
(interrupt
signal)
WDTOVF
Internal
reset signal*
Interrupt
control
Overflow
Reset
control
Clock
Clock
select
Ï/2
Ï/64
Ï/128
Ï/256
Ï/512
Ï/1024
Ï/4096
Ï/8192
Internal
clock sources
RSTCSR
TCNT
TCSR
Module bus
Bus
interface
Legend:
TCSR: Timer control/status register
TCNT: Timer counter
RSTCSR: Reset control/status register
WDT
Note: * The internal reset signal can be generated by making a register setting.
Figure 13.1 WDT Block Diagram
13.1.3 Pin Configuration
Table 13.1 shows the pin configuration.
Table 13.1 Pin Configuration
Pin
Abbreviation I/O
Watchdog timer overflow WDTOVF
O
Function
Outputs the counter overflow signal in watchdog timer mode
Rev.3.00 Mar. 12, 2008 Page 336 of 948
REJ09B0177-0300
|
▷ |