English
Language : 

SH7059 Datasheet, PDF (513/1042 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer
17. Controller Area Network-II (HCAN-II)
17.2 Architecture
17.2.1 Block Diagram
The HCAN-II device offers a flexible and sophisticated way to configure and control CAN frames, supporting CAN2.0B
Active and ISO-11898. The module is configured of 5 different functional blocks. These are the Microprocessor Interface
(MPI), mailbox, mailbox control, timer, and CAN interface. Figure 17.1 shows a block diagram of the HCAN-II module.
The bus interface timing is designed based on the SuperH peripheral bus interface (P-Bus).
CAN Interface
HRxDn
HTxDn
(n: 0 to 1)
REC
TEC
BCR
Transmit buffer
Receive buffer
Control
signals
Status
signals
Data-In[15:0]
Data-Out[15:0]
msn/readn/psize
Address[10:0]
CLK
IRQ
Microprocessor
interface
MCR
IRR
GSR
IMR
TCNTR TDCR
TCR
LOSR
TSR
ICRi
CCR
TCMRi
CCMAX TMR
16-bit timer
TXPR0/1
TXACK0/1
TXCR0/1
ABACK0/1
RXPR0/1
RFPR0/1
MBIMR0/1 UMSR0/1
Mailbox control
Mailbox0 Mailbox8 Mailbox16 Mailbox24
Mailbox1 Mailbox9 Mailbox17 Mailbox25
Mailbox2 Mailbox10 Mailbox18 Mailbox26
Mailbox3 Mailbox11 Mailbox19 Mailbox27
Mailbox4 Mailbox12 Mailbox20 Mailbox28
Mailbox5 Mailbox13 Mailbox21 Mailbox29
Mailbox6 Mailbox14 Mailbox22 Mailbox30
Mailbox7 Mailbox15 Mailbox23 Mailbox31
Mailbox 0 to Mailbox 31
Figure 17.1 Block Diagram of HCAN-II (for One Channel)
Note: Since the HCAN-II is designed based on a 16-bit bus system, longword (32-bit) access is prohibited. Thus, word
access must be used for all the registers, and word or byte access must be used for the mailboxes.
17.2.2 Each Block Function
(1) Microprocessor Interface (MPI)
The MPI allows communication between the host CPU and the HCAN's registers/mailboxes to control the memory
interface, and the data controller, etc. It also contains the wakeup control logic that detects the CAN bus state and
notifies the MPI and the other parts of the HCAN so that the HCAN can automatically exit sleep mode.
Contains registers such as MCR, IRR, GSR, and IMR.
Rev.3.00 Mar. 12, 2008 Page 423 of 948
REJ09B0177-0300