English
Language : 

SH7059 Datasheet, PDF (455/1042 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer
15. Serial Communication Interface (SCI)
• Bit 1—Multiprocessor Bit (MPB): Stores the value of the multiprocessor bit in receive data when a multiprocessor
format is selected for receiving in asynchronous mode. MPB is a read-only bit and cannot be written.
Bit 1: MPB
0
1
Description
Multiprocessor bit value in receive data is 0
(Initial value)
If RE is cleared to 0 when a multiprocessor format is selected, the MPB retains its previous
value.
Multiprocessor bit value in receive data is 1
• Bit 0—Multiprocessor Bit Transfer (MPBT): Stores the value of the multiprocessor bit added to transmit data when a
multiprocessor format is selected for transmitting in asynchronous mode. The MPBT setting is ignored in synchronous
mode, when a multiprocessor format is not selected, or when the SCI is not transmitting.
Bit 0: MPBT
0
1
Description
Multiprocessor bit value in transmit data is 0
Multiprocessor bit value in transmit data is 1
(Initial value)
15.2.8 Bit Rate Register (BRR)
Bit: 7
6
5
4
3
2
1
0
Initial value: 1
1
1
1
1
1
1
1
R/W: R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
The bit rate register (BRR) is an 8-bit register that, together with the baud rate generator clock source selected by the
CKS1 and CKS0 bits in the serial mode register (SMR), determines the serial transmit/receive bit rate.
The CPU can always read to BRR. The CPU should only perform write operations when making initial settings. Do not
use the CPU to perform writes during transmit, receive, or transmit/receive operation. BRR is initialized to H'FF by a
power-on reset and in hardware standby mode. The value is not retained in software standby mode and it is initialized after
release. It is not initialized by a manual reset. Each channel has independent baud rate generator control, so different
values can be set for each channel.
Table 15.3 lists examples of BRR settings in the asynchronous mode; table 15.4 lists examples of BBR settings in the
clock synchronous mode.
Rev.3.00 Mar. 12, 2008 Page 365 of 948
REJ09B0177-0300