English
Language : 

SH7720 Datasheet, PDF (1095/1524 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
Section 31 MultiMediaCard Interface (MMCIF)
31.3.3 Response Type Register (RSPTYR)
RSPTYR specifies command format in conjunction with CMDTYR. Bits RTY2 to RTY0 are used
to specify the number of response bytes, and bits RTY5 and RTY4 are used to make additional
settings.
Initial
Bit
Bit Name Value R/W Description
7, 6 —
All 0 R/W Reserved
These bits are always read as 0. The write value should
always be 0.
5
RTY5
0
R/W This bit is set when a command with R1b response is issued.
4
RTY4
0
R/W Makes settings so that the command response (other than
R2 response) CRC is checked by CRC7. Bits RTY2 to RTY0
should be set to 100.
3
RTY3
0
R/W Reserved
2
RTY2
0
R/W These bits specify the number of command response bytes.
1
RTY1
0
R/W 000: A command needs no command response.
0
RTY0
0
R/W 001: Setting prohibited
010: Setting prohibited
011: Setting prohibited
100: A command needs a 6-byte command response.
Specified by R1, R1b, R3, R4, and R5 responses.
101: A command needs a 17-byte command response.
Specified by R2 response.
110: Setting prohibited
111: Setting prohibited
Note: Checking CRC by RTY4 is not checking the command response CRC error bit but checking
the command response CRC. This checking is not performed for the CRC of the R2
command response in MMC mode.
Table 31.2 summarizes the correspondence between the commands described in The
MultiMediaCard System Specification Version 3.1 and the settings of CMDTYR and RSPTYR.
Rev. 3.00 Jan. 18, 2008 Page 1033 of 1458
REJ09B0033-0300