UPD78F1502AGK-GAK-AX Datasheet, PDF (511/1031 Pages) Renesas Technology Corp – 16-Bit Single-Chip Microcontrollers

78K0R/Lx3
CHAPTER 14 SERIAL ARRAY UNIT
Figure 14-45. Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)
Starting CSI communication
Setting SAU1EN and SAU0EN
bits of PER0 register to 1
Setting transfer rate by
SPSm register
SMRmn, SCRmn:
SDRmn[15:9]:
SOm, SOEm:
Setting communication
Setting transfer rate
Setting output and SCKp output
Port manipulation
Writing 1 to SSmn bit
Perform initial setting when SEmn = 0.
<1> Select the buffer empty interrupt.
Writing transmit data to
<2>
SIOp (=SDRmn[7:0])
<3>
Buffer empty interrupt
generated?
Yes
Reading receive data to
<4>
SIOp (=SDRmn[7:0])
Communication data
exists?
No
<5> Clearing 0 to MDmn0 bit
No
Yes
TSFmn = 1?
No
Yes
<6>
No
Transfer end interrupt
generated?
Yes
Reading receive data to
<7>
SIOp (=SDRmn[7:0])
Writing 1 to MDmn0 bit
Yes
<8>
Communication continued?
No
Writing 1 to STmn bit
Clearing SAU1EN and SAU0EN
bits of PER0 register to 0
End of communication
Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have
elapsed.
Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 14-44 Timing Chart of Master
Transmission/Reception (in Continuous Transmission/Reception Mode).
R01UH0004EJ0501 Rev.5.01
495
Jun 20, 2011