English
Language : 

UPD78F1502AGK-GAK-AX Datasheet, PDF (297/1031 Pages) Renesas Technology Corp – 16-Bit Single-Chip Microcontrollers
78K0R/Lx3
CHAPTER 6 TIMER ARRAY UNIT
(11) Timer output level register p (TOLp)
TOLp is a register that controls the timer output level of each channel.
The setting of the inverted output of channel q by this register is reflected at the timing of set or reset of the timer
output signal while the timer output is enabled (TOEpq = 1) in the combination operation mode (TOMpq = 1). In
the toggle mode (TOMpq = 0), this register setting is invalid.
TOLp can be set by a 16-bit memory manipulation instruction.
The lower 8 bits of TOLp can be set with an 8-bit memory manipulation instruction with TOLpL.
Reset signal generation clears this register to 0000H.
Figure 6-20. Format of Timer Output Level Register p (TOLp)
• 78K0R/LF3
Address: F01BCH, F01BDH After reset: 0000H R/W
Symbol
15 14 13 12 11 10 9
TOL0
0
0
0
0
0
0
0
8
7
6
0 TOL 0
07
5
4
3
2
1
0
0 TOL TOL TOL TOL TOL
04 03 02 01 00
• 78K0R/LG3
Address: F01BCH, F01BDH After reset: 0000H R/W
Symbol
15 14 13 12 11 10 9
TOL0
0
0
0
0
0
0
0
8
7
6
5
4
3
2
1
0
0 TOL TOL TOL TOL TOL TOL TOL TOL
07 06 05 04 03 02 01 00
• 78K0R/LH3
Address: F01BCH, F01BDH After reset: 0000H R/W
Symbol
15 14 13 12 11 10 9
TOL0
0
0
0
0
0
0
0
8
7
6
5
4
3
2
1
0
0 TOL TOL TOL TOL TOL TOL TOL TOL
07 06 05 04 03 02 01 00
Address: F01E4H, F01E5H After reset: 0000H R/W
Symbol
15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
TOL1
0
0
0
0
0
0
0
0
0
0
0
0 TOL TOL TOL TOL
13 12 11 10
TOLpq
Control of timer output level of channel q
0 Positive logic output (active-high)
1 Inverted output (active-low)
Cautions 1. For 78K0R/LF3, be sure to clear bits 15 to 8, 6 and 5 of TOL0 to “0”.
2. For 78K0R/LG3, be sure to clear bits 15 to 8 of TOL0 to “0”.
3. For 78K0R/LH3, be sure to clear bit 15 to 8 of TOL0, bits 15 to 4 of TOL1 to “0”.
Remarks 1. If the value of this register is rewritten during timer operation, the timer output is inverted when the
timer output signal changes next, instead of immediately after the register value is rewritten.
2. pq: Unit number + Channel number (only for channels provided with timer I/O pins)
78K0R/LF3: p = 0, pq = 00 to 04, 07
78K0R/LG3: p = 0, pq = 00 to 07
78K0R/LH3: p = 0, 1, pq = 00 to 07, 10 to 13
R01UH0004EJ0501 Rev.5.01
281
Jun 20, 2011