HD6432351 Datasheet, PDF (908/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise

ADCR—A/D Control Register
H'FF99
A/D
Bit
:
7
6
5
4
3
2
1
0
TRGS1 TRGS0 —
—
—
—
—
—
Initial value :
0
0
1
1
1
1
1
1
Read/Write : _R/W
R/W
—
—
—
—
—
—
Timer Trigger Select
TRGS1 TRGS1
Description
0
0 A/D conversion start by software is enabled
1 A/D conversion start by TPU conversion start trigger is enabled
1
0—
1 A/D conversion start by external trigger pin (ADTRG) is enabled
888