 English |
|
|
|
|
|
|
|
| HD6432351 Datasheet, PDF (713/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise | |||
| |||
| ◁ |
T1
T2
T3
ø
tAD
A23 to A0
tAS
tCSD1
CS7 to CS0
tASD
AS
tAH
tASD
RD
(read)
D15 to D0
(read)
tRSD1
tAS
tACC4
tACC5
tRSD2
tRDS tRDH
HWR, LWR
(write)
D15 to D0
(write)
tWRD1
tWDD tWDS
tWSW2
tWRD2
tAH
tWDH
Figure 21-9 Basic Bus Timing (Three-State Access)
693
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese