 English |
|
|
|
|
|
|
|
| HD6432351 Datasheet, PDF (712/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise | |||
| |||
| ◁ |
T1
T2
ø
tAD
A23 to A0
tAS
tAH
tCSD1
CS7 to CS0
tASD
tASD
AS
RD
(read)
D15 to D0
(read)
tRSD1
tACC2
tAS
tACC3
tRSD2
tRDS tRDH
HWR, LWR
(write)
D15 to D0
(write)
tWRD2
tWRD2
tAS
tWDD
tWSW1
tAH
tWDH
Figure 21-8 Basic Bus Timing (Two-State Access)
692
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese