 English |
|
|
|
|
|
|
|
| HD6432351 Datasheet, PDF (202/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise | |||
| |||
| ◁ |
ø
Address bus
RD
Data bus
External read
T1 T2 T3
DRAM space read
Tp
Tr
Tc1 Tc2
Figure 6-34 Example of DRAM Access after External Read
EXTAL
Address
RD
RAS
CAS, LCAS
Data bus
DRAM space read
Tp Tr
Tc1 Tc2
External read
DRAM space read
T1
T1
T2
T3 Tc1 Tc1 Tc2
Idle cycle
Figure 6-35 (a) Example of Idle Cycle Operation in RAS Down Mode (ICIS1 = 1)
182
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese