HD6432351 Datasheet, PDF (396/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise

9.11.2 Register Configuration [H8S/2351 Only]
Table 9-19 shows the port D register configuration.
Table 9-19 Port D Registers
Name
Abbreviation R/W
Port D data direction register
PDDDR
W
Port D data register
PDDR
R/W
Port D register
PORTD
R
Port D MOS pull-up control register PDPCR
R/W
Note: * Lower 16 bits of the address.
Initial Value
H'00
H'00
Undefined
H'00
Address *
H'FEBC
H'FF6C
H'FF5C
H'FF73
Port D Data Direction Register (PDDDR) [H8S/2351 Only]
Bit
:
7
6
5
4
3
2
1
0
PD7DDR PD6DDR PD5DDR PD4DDR PD3DDR PD2DDR PD1DDR PD0DDR
Initial value :
0
0
0
0
0
0
0
0
R/W
:
W
W
W
W
W
W
W
W
PDDDR is an 8-bit write-only register, the individual bits of which specify input or output for the
pins of port D. PDDDR cannot be read; if it is, an undefined value will be read..
PDDDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It retains its
prior state after a manual reset, and in software standby mode.
• Modes 1, 2, 4, 5, and 6
The input/output direction specification by PDDDR is ignored, and port D is automatically
designated for data I/O.
• Modes 3 and 7
Setting a PDDDR bit to 1 makes the corresponding port D pin an output port, while clearing
the bit to 0 makes the pin an input port.
376