HD6432351 Datasheet, PDF (587/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise

[3]
Error processing
No
ORER= 1
Yes
Overrun error processing
No
FER= 1
Yes
No
Break?
Yes
Framing error processing
Clear RE bit in SCR to 0
No
PER= 1
Yes
Parity error processing
Clear ORER, PER, and
FER flags in SSR to 0
<End>
Figure 13-7 Sample Serial Reception Data Flowchart (cont)
567