English
Language : 

HD6432351 Datasheet, PDF (177/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise
Bus cycle
T1
T2
T3
ø
Address bus
CSn
AS
RD
Read D15 to D8
Valid
D7 to D0
HWR
Valid
Write
LWR
D15 to D8
Valid
D7 to D0
Note: n = 0 to 7
Valid
Figure 6-13 Bus Timing for 16-Bit 3-State Access Space (3) (Word Access)
157