HD6432351 Datasheet, PDF (490/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise

10.6 Operation Timing
10.6.1 Input/Output Timing
TCNT Count Timing: Figure 10-34 shows TCNT count timing in internal clock operation, and
figure 10-35 shows TCNT count timing in external clock operation.
ø
Internal clock
Falling edge
Rising edge
TCNT
input clock
TCNT
N–1
N
N+1
N+2
Figure 10-34 Count Timing in Internal Clock Operation
ø
External clock
Falling edge
TCNT
input clock
TCNT
N–1
Rising edge
Falling edge
N
N+1
N+2
Figure 10-35 Count Timing in External Clock Operation
470