HD6432351 Datasheet, PDF (591/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise

Transmitting
station
Serial transmission line
Receiving
station A
(ID= 01)
Receiving
station B
(ID= 02)
Receiving
station C
(ID= 03)
Receiving
station D
(ID= 04)
Serial
data
H'01
(MPB= 1)
H'AA
(MPB= 0)
ID transmission cycle=
receiving station
specification
Data transmission cycle=
Data transmission to
receiving station specified by ID
Legend
MPB: Multiprocessor bit
Figure 13-9 Example of Inter-Processor Communication Using Multiprocessor Format
(Transmission of Data H'AA to Receiving Station A)
Data Transfer Operations:
• Multiprocessor serial data transmission
Figure 13-10 shows a sample flowchart for multiprocessor serial data transmission.
The following procedure should be used for multiprocessor serial data transmission.
571