HD6432351 Datasheet, PDF (185/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise

By program wait By WAIT pin
T_p
T_r
T_c1
T_w
T_w
T_c2
ø
WAIT
Address bus
CSn (RAS)
Read
CAS
Data bus
Read data
Write
CAS
Data bus
Write data
Notes: indicates the timing of WAIT pin sampling.
n = 2 to 5
Figure 6-17 Example of Wait State Insertion Timing
(CW2 = 1, 8-Bit Area Setting for Entire Space)
165