HD6432351 Datasheet, PDF (207/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise

6.10.4 Transition Timing
Figure 6-37 shows the timing for transition to the bus-released state.
ø
Address bus
Data bus
AS
RD
HWR, LWR
CPU cycle
T₀
T₁
T₂
Address
External bus released state
High impedance
High impedance
High impedance
High impedance
High impedance
CPU
cycle
BREQ
BACK
Minimum
1 state
[1]
[2]
[3]
[4]
[5]
[1]
Low level of BREQ pin is sampled at rise of T₂ state.
[2]
BACK pin is driven low at end of CPU read cycle, releasing bus to external
bus master.
[3]
BREQ pin state is still sampled in external bus released state.
[4]
High level of BREQ pin is sampled.
[5]
BACK pin is driven high, ending bus release cycle.
Figure 6-37 Bus-Released State Transition Timing
187