HD6432351 Datasheet, PDF (694/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise

20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode
Bits STS2 to STS0 in SBYCR should be set as described below.
Using a Crystal Oscillator: Set bits STS2 to STS0 so that the standby time is at least 8 ms (the
oscillation stabilization time).
Table 20-4 shows the standby times for different operating frequencies and settings of bits STS2
to STS0.
Table 20-4 Oscillation Stabilization Time Settings
STS2 STS1 STS0 Standby Time
0
0
0
8192 states
1
16384 states
1
0
32768 states
1
65536 states
1
0
0
131072 states
1
262144 states
1
0
Reserved
1
16 states
: Recommended time setting
20 16 12 10 8 6 4 2
MHz MHz MHz MHz MHz MHz MHz MHz Unit
0.41 0.51 0.68 0.8 1.0 1.3 2.0 4.1 ms
0.82 1.0 1.3 1.6 2.0 2.7 4.1 8.2
1.6 2.0 2.7 3.3 4.1 5.5 8.2 16.4
3.3 4.1 5.5 6.6 8.2 10.9 16.4 32.8
6.6 8.2 10.9 13.1 16.4 21.8 32.8 65.5
13.1 16.4 21.8 26.2 32.8 43.6 65.6 131.2
—————————
0.8 1.0 1.3 1.6 2.0 2.7 4.0 8.0 µs
Using an External Clock: Any value can be set. Normally, use of the minimum time is
recommended.
20.6.4 Software Standby Mode Application Example
Figure 20-2 shows an example in which a transition is made to software standby mode at the
falling edge on the NMI pin, and software standby mode is cleared at the rising edge on the NMI
pin.
In this example, an NMI interrupt is accepted with the NMIEG bit in SYSCR cleared to 0 (falling
edge specification), then the NMIEG bit is set to 1 (rising edge specification), the SSBY bit is set
to 1, and a SLEEP instruction is executed, causing a transition to software standby mode.
Software standby mode is then cleared at the rising edge on the NMI pin.
674