English
Language : 

HD6432351 Datasheet, PDF (650/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise
15.3 Interface to Bus Master
ADDRA to ADDRD are 16-bit registers, and the data bus to the bus master is 8 bits wide.
Therefore, in accesses by the bus master, the upper byte is accessed directly, but the lower byte is
accessed via a temporary register (TEMP).
A data read from ADDR is performed as follows. When the upper byte is read, the upper byte
value is transferred to the CPU and the lower byte value is transferred to TEMP. Next, when the
lower byte is read, the TEMP contents are transferred to the CPU.
When reading ADDR. always read the upper byte before the lower byte. It is possible to read only
the upper byte, but if only the lower byte is read, incorrect data may be obtained.
Figure 15-2 shows the data flow for ADDR access.
Upper byte read
Bus master
(H'AA)
Bus interface
Module data bus
TEMP
(H'40)
ADDRnH
(H'AA)
Lower byte read
Bus master
(H'40)
Bus interface
ADDRnL
(H'40)
(n = A to D)
Module data bus
TEMP
(H'40)
ADDRnH
(H'AA)
ADDRnL
(H'40)
(n = A to D)
Figure 15-2 ADDR Access Operation (Reading H'AA40)
630