English
Language : 

HD6432351 Datasheet, PDF (816/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise
CRA—DTC Transfer Count Register A
H'F800—H'FBFF
DTC
Bit
: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial value : Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde-
fined fined fined fined fined fined fined fined fined fined fined fined fined fined fined fined
Read/Write : — — — — — — — — — — — — — — — —
CRAH
CRAL
Specifies the number of DTC data transfers
CRB—DTC Transfer Count Register B
H'F800—H'FBFF
DTC
Bit
: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial value : Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde- Unde-
fined fined fined fined fined fined fined fined fined fined fined fined fined fined fined fined
Read/Write : — — — — — — — — — — — — — — — —
Specifies the number of DTC block data transfers
796